it is enabled, and produce an indeterminate state at the output in case it is disabled.
In order to safe-guard against cases where both enable lines are turned off (it may be prevented from occurring in normal circuit operation, but is likely to happen in test mode and/or in a faulty machine condition) a pull-up device may be added to the output. Figure 3 shows the two-way passgate multiplexor with the pull-up device controlled by the test line, TEST.
The pull-up transistor is designed and sized in such a way that it will force the output F to become whenever the enable lines are turned off, but will be "defeated" when exactly one might be achieved. If we assume a random resolution of the u states between 0 logic level and logic level in such a way that half of the time it is "favorable" to the fault, and half of the time it is not, then the fault coverage will be closer to 90%. If, on the other hand, 6% of the 20% do not resolve to either 0 or logic levels, and the other 14% resolve themselves equally in a "favorable" and "unfavorable" way, then the fault coverage would be around 87%.
Since the PD class is a relatively large class in a CMOS design, it is important to cover it by soft test patterns. In order to be able to do this, test generators need to be modified.
For the remaining of this paper we assume that the circuit has been designed to conform with the level-sensitive scan design (LSSD) rules [4] . We are, therefore, concentrating our discussion on the unique test problems associated with .the combinational logic between the scan banks. Section Test generators [3, [5] [6] [7] [8] [9] Figure 6 . The "l-Hot Encoder" is a circuit whose property is that only one of its outputs can have the value "1" at any given time. Addition of such a circuit is intended to guarantee a "safe" operation of the tri-state drivers in normal mode; to prevent damaging the device during scan, and also forbid the test generator from computing a damaging test pattern. The problem, though, is that this "protection circuit" will, in the most part, be wiped out once the "redundant faults" on the enable lines of the tri-state drivers are identified.
This will happen for the same reasons it happened to faults m/1 and nil in Figure 5 (a Figure 7 . Also added to the rules of Figure 7 Figure 4 remains redundant, but faults roll and nil in Figure 5 are now irredundant. Figure 8 shows the soft-detecting pattern for roll. Notice that the clash between 0 and on the bus has generated the symbol u. Consider the circuit of Figure 10 . Figure 10 (a) shows the inability of current test generation algorithms to detect the fault g stuck-at 0 (g/O). Figure 10 and faults m/1 and nil in Figure 5 . 
